


Prior Art

FIG 1



Pror Art

FIG. 2





FIG. 4

Prior At




FIG. 5

Prior Art




FIG. 6




FIG. 7A




FIG. 7B









FIG. 9

Preamplifier  
332A



334A




FIG. 11A

Integrator  
334B




FIG. 11B

005070-97662160

Integrator  
334C




FIG. 11c

INTEGRATOR  
334D




FIG. 12

Interfer  
334E ↗




FIG. 13



Sense Amplifier and Latch  
336A




FIG. 14A




FIG. 14B




FIG. 15




FIG. 16




FIG. 17A






FIG. 17B



Timing Diagram of Precharge and Sense Signals

**FIG. 17C**



Circuit for Timing Diagram of Fig. 17C

**FIG. 17D**




FIG. 18




FIG. 19




FIG. 20






FIG. 21

804 ↗




FIG. 22




FIG. 23 A




FIG. 23 B

870 →





FIG 24



time →

FIG. 25











FIG. 27B


FIG. 27A







**FIG. 29**






FIG. 31




FIG. 32A




FIG. 32B






FIG. 32C



**FIG. 33A**



Gray Code Generator

**FIG. 33B**

F16.34.






FIG. 35




GDS Compensated Multi-PAM Output Driver  
**FIG. 36**





# GDS Compensated Multi-PAM Output Driver with Current Control





Circuit for Calibrating the GDS Compensated Output Driver  
with Current Control

FIG. 38

Set Current Control Enable bits (CCEN and CCENB) to activate the passgate pairs. 1070

Select  $V_{REF} = V_{REFLO}$ ;  
Set  $A1=B1=C1=0$ ,  $A2=1$ ,  $B2=C2=0$ ; and  
 $CC=100...0$ ,  $CCB=100...0$ ,  $CCC=100...0$ . 1078

Generate midpoint voltage  $V_x$ . 1080

Does  $V_x = V_{REF}$   
(Within 1 LSB) 1082

Yes

Augment the CC code based on the comparison. 1084

Select  $V_{REF} = V_{REFM}$ ;  
Set  $A1=1$ ,  $B1=C1=0$ ,  $A2=B2=1$ ,  $C2=0$ ; and  
 $CC=UNCHANGED$ ,  $CCB=100...0$ ,  $CCC=100...0$ . 1086

Generate midpoint voltage  $V_x$ . 1088

Does  $V_x = V_{REF}$   
(Within 1 LSB) 1090

Yes

Augment the CCB code based on the comparison. 1092

Method for Calibrating the GDS Compensated Output Driver  
with Current Control


A

FIG. 39A


```
graph TD
    A((A)) --> 1094[Select VREF = VREFL1;  
Set A1=B1=1, C1=0, A2=B2=C2=1; and  
CC=UHCHANGED, CCB=UNCHANGED, CCC=100...]
    1094 --> 1096[Generate midpoint voltage Vx.]
    1096 --> 1098{Does Vx = VREF  
(Within 1 LSB)}
    1098 -- Yes --> Done[Done]
    1098 -- No --> 1100[Augment the CCC code based on the comparison.]
    1100 --> 1096
```

Flowchart 1076 illustrates the process of selecting a reference voltage and generating a midpoint voltage. The process begins at node A, leading to step 1094: "Select  $V_{REF} = V_{REFL1}$ ; Set  $A1=B1=1$ ,  $C1=0$ ,  $A2=B2=C2=1$ ; and  $CC=UHCHANGED$ ,  $CCB=UNCHANGED$ ,  $CCC=100...$ ". This step leads to step 1096: "Generate midpoint voltage  $V_x$ ". From step 1096, the flow proceeds to decision diamond 1098: "Does  $V_x = V_{REF}$  (Within 1 LSB)". If the answer is "Yes", the process ends at "Done". If the answer is "No", the flow proceeds to step 1100: "Augment the CCC code based on the comparison.", which then loops back to step 1096.

**FIG. 39B**



Multi-PAM Receiver  
**FIG. 40**








FIG. 42



# MULTI-PAM RECEIVER




Multi-PAM Receiver  
**FIG. 43**




Multi-PAM Pre-Amplifier

FIG. 44




Multi-PAM Pre-Amplifier

**FIG. 45A**



Multi-PAM Pre-Amplifier

**FIG. 45B**



Multi-PAM Pre-Amplifier for MSB

**FIG. 46**

1330



FIG. 47.

REFERENCE VOLTAGES	CODE			$i_A$	$i_B$	$i_C$	$i_D$
	MSB	LSB					
$V_{REFL0}$	0	0		$i$	$2i$	$2i$	$i$
$V_{REFM}$	0	1		$2i$	$i$	$i$	$2i$
$V_{REFL1}$	1	1		$2i$	$i$	$i$	$2i$
	1	0		$i$	$2i$	$2i$	$i$

FIG. 48




FIG. 49

# RECEIVER TIMING CIRCUIT

1116





FIG. 50

1404



Receiver Delay Generator

FIG. 51







FIG. 52A

[illegible]

FIG. 52B



Automatic Detection of 2-PAM or 4-PAM Mode

**FIG. 53**




FIG. 54A




FIG. 54B






FIG. 54C



Controlling the Data Rate in a 2-PAM / 4-PAM System

FIG. 55



Method for Determining 4-PAM / 2-PAM Signalling as a  
Function of Error Rate

**FIG. 56**






FIG. 57



**FIG. 58**



**FIG. 59**

Approved for Release



